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Metal gate work function enhancement using nanoscale ͑1.0 nm͒ Gd 2 O 3 interfacial layers has been evaluated as a function of silicon oxide content in the Hf x Si y O z gate dielectric and process thermal budget. It is found that the effective work function tuning by the Gd 2 O 3 capping layer varied by nearly 400 mV as the composition of the underlying dielectric changed from 0% to 100% SiO 2 , and by nearly 300 mV as the maximum process temperature increased from ambient to 1000°C. A qualitative model is proposed to explain these results, expanding the existing models for the lanthanide capping layer effect. © 2010 American Institute of Physics. ͓doi:10.1063/1.3519363͔
Metal gate work function engineering in transistor devices is a subject of great interest in the semiconductor community. Rare-earth oxide capping has been demonstrated as an effective method to tune the work function of metal gates on Hf-based dielectrics.
1 La 2 O 3 has received the greatest attention, although Gd 2 O 3 is especially significant because of its potential in non-Si based devices ͑although normally in solid solution with Ga 2 O 3 ͒.
2,3 Most analysis of the role of the lanthanides focused on the thickness and composition of the capping rare-earth oxide layer. However, the dependence on the underlying gate dielectric composition and thermal budget has not been systematically investigated. In this article, we show that the amount of work function tuning by the Gd 2 O 3 capping layer strongly depends on the SiO 2 content in the underlying Hf x Si y O z gate dielectric and propose a mechanism to explain the observed results.
Capacitors were built on heavily doped p-type substrates with a dopant concentration of 1.2ϫ 10 18 cm −3 . Pregate cleaning was performed using diluted hydrofluoric acid ͑HF͒ followed by O 3 -last cleaning. The SiO 2 gate dielectric was grown using thermal oxidation, while the HfO 2 and Hf x Si y O z films ͑2.0 nm͒ were grown by atomic layer deposition. The 1.0 nm Gd 2 O 3 interfacial layer and 10 nm TaN gate electrode were then deposited at room temperature using a physical vapor deposition system. The stack was then capped with polycrystalline silicon ͑poly-Si͒, implanted by phosphorous, and then annealed at 1000°C for 10 s to activate the dopants. In some samples, no poly-Si was deposited, instead, a 40 nm thick TaN was used to allow studying of the stack at lower temperatures ͑no poly-Si activation͒. The backside of the wafer was coated with Al metal to improve the electrical contact. The C-V curves were fitted using the NCSU model to extract the equivalent oxide thickness ͑EOT͒, flat-band voltage ͑V FB ͒, and substrate doping concentration. 4 The effective work function of each electrode was extracted from the plots of V FB versus EOT using a series of SiO 2 thicknesses ͑1.0-4.0 nm͒ formed by wet-etching of a thermally grown 4.0 nm SiO 2 layer. It has been shown that rare-earth oxides deposited directly on SiO 2 tend to diffuse toward the SiO 2 / Si layer often resulting in silicate formation even at temperatures as low as 400°C. [5] [6] [7] [8] It is not surprising that such reactions occur since the free energy of oxide formation ⌬G f for rare-earth oxides is significantly more negative than SiO 2 ͑Ϫ856 versus Ϫ1730 kJ/mol for SiO 2 and Gd 2 O 3 , respectively͒. 9 In our samples, Gd intensity profiles were obtained from electron energy loss spectroscopy ͑EELS͒ analysis and show that Gd has clearly diffused within the gate stack, although the original Gd 2 O 3 capping layer remains distinct ͑Fig. 4͒. Figure 4 shows that the Gd levels are significantly higher in the gate dielectric region compared to the TaN gate region, indicating downward diffusion. Furthermore, Fig. 4 shows that the normalized intensities of Gd are higher in the case of underlying SiO 2 dielectric than in the case of HfO 2 dielectric, providing significant information to help understand the observed device behaviors, as will be discussed shortly. The V FB shift observed with lanthanide capping on Hf-based dielectrics has been correlated with three main mechanisms including ͑1͒ positive fixed charges generated due to substitution of lanthanide cations on Hf 4+ sites forming positively charged O vacancies, 10 ͑2͒ dipole formation involving the rare-earth ͑RE͒ atoms at the interface, 11, 12 and ͑3͒ work function of the metal of the metal-oxide capping layer ͑Gd, La, etc.͒ and dielectric constant discontinuity. 13 Relating these models to %SiO 2 content in the gate dielectric or thermal budget has not been specifically discussed.
The low values of fixed charges in our stacks for all dielectric compositions studied ͑1-5ϫ 10 10 cm −2 ͒ clearly show that the observed V FB shifts cannot simply be due to fixed charge accumulation ͑such as oxygen vacancies generated from Gd 3+ substitution on Hf 4+ or Si 4+ sites͒. This assertion is also supported by the fact that Al and La capping layers produce shifts in opposite directions despite having the same valence, ruling out the fixed charge model. 14, 15 On the other hand, the dipole model can predict the V FB shifts both in sign and in magnitude by calculating the dipole moment of the RE-O, Si-O, Hf-O bonds using bond distances and electronegativity. 11 To determine if the dipole model can explain the composition and temperature dependence of the V FB shifts caused by Gd 2 O 3 in our samples, we reiterate that our data indicate that significant Gd diffusion takes place in our gate stacks. The driving force for this diffusion is most likely the difference in the free energy of oxide formation between the lanthanide capping layer and SiO 2 as mentioned earlier. Due to the presence of the SiO 2 interfacial layer, there will always be a higher concentration of SiO 2 near silicon substrate which acts to drive the lanthanide element layer closer to the bottom interface as previously EOT (nm) demonstrated. 4, 6, 7 The kinetics ͑rate͒ of this diffusion reaction depends on many factors. In our data, Fig. 5 shows two important effects. One is that the atomic density of the gate dielectric correlates well with the observed V FB shifts. HfO 2 has a relatively large density of 9.7 g / cm 3 , hence producing the smallest V FB shifts. This is believed to be a result of limited lanthanide metal diffusion through the dense HfO 2 to the lower interface and possibly leading to smaller dipole concentration. In an open structure like that of SiO 2 ͑tetrahe-dral network͒, the lanthanide atoms can more easily reach the interface. The Hf 0. 4 Fig. 5 also shows that the maximum temperature reached by the device causes a big V FB shift. In fact, the absolute value of the shift follows an Arrhenius behavior indicating a thermally activated process, most likely diffusion of the lanthanide atoms. Quantitatively, the absolute value of V FB shift relative to samples without Gd 2 O 3 is given by ⌬V FB = a exp͑−Q ‫ء‬ 10 3 / kT͒, with a equal to 1005 mV and Q = 0.13 eV, a relatively small activation energy. The evidence for this thermally activated process could also be seen in the work of Kirsch et al. 11 where they proposed the dipole model. They found that Sr produced the largest amount of V FB shift while Sc produced the smallest amount of the V FB shift. 11 While this difference was largely attributed to electronegativity differences, it is interesting to note that the melting point of Sr is 795°C while that of Sc is 1539°C, which in our judgment was a key reason for the large difference in V FB shift reported, as more significant diffusion and accumulation of Sr occurred at the lower interface. This likely resulted in higher dipole concentration at the interface in the case of Sr.
The model of Lin et al. 13 suggests that the V FB shift relates to the work function of the metal in the metal-oxide capping layer and predicts that capping layers which produce large discontinuity in the dielectric constant will produce the maximum V FB shifts. Since the dielectric constant difference ͑⌬ r ͒ between Gd 2 O 3 ͑capping layer in our samples͒ and the underlying gate dielectric increases with %SiO 2 in the gate dielectric, the model seems to be consistent with the observation that the V FB shifts increase with %SiO 2 in gate dielectric. Assuming a dielectric constant of 22, 25, 14, and 4 for Gd 2 O 3 , HfO 2 , Hf 0.4 Si 0.6 O z , and SiO 2 , respectively, we calculate that the measured V FB shifts are linearly related to ⌬ r , where ⌬V FB ͑mV͒ = −1.84+ 20.5⌬ r , and are consistent with Lin's prediction. However, it is not clear how the temperature dependence of the V FB shift ͑Fig. 5 inset͒ can be explained by Lin's model. At higher temperature, the diffusion of Gd, which was confirmed by the EELS spectra, should actually reduce ⌬ r , and the V FB shifts should therefore become smaller, not larger, as experimentally observed.
In conclusion, we have demonstrated that the V FB shift in Gd 2 O 3 capped gate stacks depends on the composition of the underlying gate dielectric and the thermal budget of the process. The V FB shift appears to be related to the diffusion of the Gd toward the interface, although the Gd 2 O 3 layer is not consumed. We believe that the interfacial dipole model can explain these results, but it must be modified to explain that the extent of the V FB shift is not only controlled by the theoretical dipole moment at the interface, but also by the diffusion rate of the lanthanide element. 
